Triggering at the HERA ep collider is challenging because of the high bunch crossing rate and an expected large background. In the H1 experiment, a trigger decision is made in four steps (level 1 -4), stepwise decreasing the event rate and allowing for more sophisticated trigger decisions. The time available for L2 is about 20 s. We have proposed to use an arti cial neural network (ANN) for the L2 trigger based on the CNAPS-1064 chip available from Adaptive Solutions, (Oregon, USA). The intrinsic parallelism of the ANN algorithm together with the dedicated hardware o ers fast processing of the trigger informations. The trigger system uses up to 10 decision units, each consisting of a Pattern Recognition Module (PRM) and a Data Distribution Board (DDB). A DDB receives the datastream from L2 and generates the network inputs used by the algorithms on the PRM. A PRM is a commercial VME board carrying the CNAPS processors.
The H1 Trigger System
In the H1 experiment at HERA, the trigger decision is made on four online levels (level 1 -4) stepwise decreasing the event rate to gain time for more sophisticated trigger decisions on the following level. The 5th level is an o ine "trigger" which reconstructs and classi es the incoming events.
The total trigger dead time has to be lower than 10 %. Level 1 and 2 have to employ special hardware due to their time limitations of 2.3 s and 20 s. The rst level trigger generates no deadtime because the trigger decisions and the data stream are pipelined. As shown in g. 1 the level 2 trigger has to reduce the incoming rate of O(1 kHz) to O(200 Hz) . Therefore the rejection factor has to be 5 at least. The demands can be ful lled by massive parallel processing as provided by neural networks 1, 2,3 implemented on dedicated processors. We have chosen the CNAPS a processor which is o ered by Adaptive Solutions (Oregon, USA) a ready-to-use VME board and supporting software. 
The L2-Trigger System
The level 2 trigger consists of physically separated decision units. Each unit consists of a "Pattern Recognition Module" (PRM) and a "Data Distribution Board" (DDB) ( g. 2). The fully equipped trigger will consist of ten decision units. Each unit has to decide on a di erent physical class like heavy avour production, jets from photoproduction events etc.. It is possible to implement several algorithms on a PRM like an arti cial neural network or a so called Background Encapsulator 4 etc.. The result of the decision units are combined in a logic box to yield the nal decision. An important point is to retain unknown physics by an intelligent logical combination of the single decision bits. The OR is based on the logic table next to the logic box ( g. 2). The physics (P) units and the background (B) encapsulator are di erent in handling. If one of the physics units produces a physics tag (logical 1) the incoming event is taken independently of the background encapsulator decision. If all physics units give a background tag (logical 0) and the background encapsulator classi es it also as background (logical 1) the incoming event is rejected. If neither the physics nor the background encapsulator unit give a clear classi cation the data is kept. This candidate can be a "new" physics class event or the information available on the level 2 trigger is not su cient to make a clear decision.
The main modules of the level 2 trigger system are the "Pattern Recognition Module" (PRM) and the "Data Distribution Board" (DDB). The aim of the DDB is to take the data from the L2 data bus and to preprocess them. The data are transferred to the PRM via a mezzanine receiver board ( g. 4) . The main controlling of the level 2 trigger is done by a SUN SPARCstation 20 M612. The workstation is connected via two SBUS-VME interfaces to the PRM and to the DDB crate. It is responsible for loading, verifying, starting and monitoring using a special monitor card called "Spy Card". The monitor card houses in the L2 crate and records the L2 datastream. It is read out via an SBUS-VME interface. 
The Data Distribution Board (DDB)
The Data Distribution Board sites in a special "L2 crate" ( g. 3). The L2 Bus is a 8 times 16 bit parallel data bus 5 clocked at 10 MHz interleaved. There are several data available from di erent subdetectors e.g. liquid argon calorimeter quadrant sums, tracker vertex histograms, tracker bit patterns, muon hit patterns etc.. The received L2 data is passed through a look-up table (LUT) where some bit splitting is done depending on the data type. After bit splitting, the data stream can be transferred on two di erent ways to the selection RAM where the data are stored for further use ( g. 3). One data way, as shown in g. 3, is only a bypass without further preprocessing. On the other data way, the DDB can apply some preprocessing algorithms like summing of bits and bytes, bit selections etc.. The selection of the data way depends on the incomming data and the need input values for the PRM.
It is planned to design a 2nd version of the DDB on which more complex algorithms will be implemented. One candidate is a so-called 'Jet nder' algorithm. The Jet nder will be able to nd up to three di erent jets. The topological informations available for the following Pattern Recognition Modul are the angles and . The Jet nder also provides the energy of each jet and a value giving a ratio of the energy deposited in the electromagnetic calorimeter and the hadronic part. The initiator for each jet can be selected on the maximum of transverse energy summed in a calorimeter grid cell so-called "Big Tower total" (BTT The ones used BTT's are not further available for the following jet building. After summing the rst jet, the next initiator is searched as mentioned before. The preprocessed data are stored into the selection RAM. By using a selection mask the data is transmitted by the way of a parallel data bus to a mezzanine receiver card which is directly connected to the local data bus on the PRM. The maximum transfer rate is 26.67 MB/s at 20 MHz 6 . Figure 4 shows a schematic view of the CNAPS processor based VME board. The sockets for the CNAPS arrays are placed on the left side. Each board of this con guration can hold up to four of these arrays. Therefore the board can be equipped with up to 256 processor nodes (PNs). Most of our boards will carry 64 PNs. It is planned to use one board for the background encapsulator that carrys four CNAPS-1064 chips (256 PNs). Beside the CNAPS arrays, the board holds all needed electronics for controlling the arrays. One of the most important chips is the sequencer chip CSC-2. The sequencer is responsible for the controlling of the data and command ow on the VME board.
The Pattern Recognition Modul (PRM)
On the right side there is a mezzanine board sticked directly onto the VME board connectors. The bottom of g. 4 shows the two VME connectors. Figure 6 : Schematic overview of the internal structure of one processing node.
The main internal structure of one PN is shown in g. 6. The main internal parts are the arithmetic units like adder and multiplier, the shifter, the logic unit (or, and, xor), the register unit, the memory and the bu er unit. All calculations are done in xed-point arithmetic.
Most of the communication between the di erent units are done via both 8/16 bit busses (s. a. g. 6). The multiplier and adder are working on higher bit resolutions as can be transferred. The input and output bu er have an external width of 8 bit and an internal width of 16 bit. Incoming 16 bit data is splitted on the input bus into two bytes and added in the input bu er to one word and vice versa for the output bu er. For the level 2 trigger we only need the 8 bit mode because most of b short form SIMD the data available on the 2nd level are 8 bit wide. The inter-PN bus is a 2 bit wide bus devided into a read and write direction. Transferring bytes is done by splitting them into 2 bit parts.
Status of hardware implementation
Most of the hardware shown in g. 7 is now implemented with the exception of the DDBs which are actually not available. The main parts based on XILINXs 40XX chips are designed and tested. The DDB will be nished end of May 1995.
First runs will be started early in summer 1995. It is planned to design a second version of the DDB which involves more sophisticated algorithms as mentioned before. 
SBUS-VME connection

